Sitemap

A list of all the posts and pages found on the site. For you robots out there is an XML version available for digesting as well.

Pages

Paper Title Number 4

Published in GitHub Journal of Bugs, 2024

This paper is about fixing template issue #693.

Recommended citation: Your Name, You. (2024). "Paper Title Number 3." GitHub Journal of Bugs. 1(3).
Download Paper

Posts

portfolio

publications

research

An Architecture for Resilient Federated Learning through Parallel Recognition

Published in International Conference on Parallel Architectures and Compilation Techniques(PACT 2022), 2022

arch

Recommended citation: Jeongeun Kim, Youngwoo Jeong, Suyeon Jang, and Seung Eun Lee. 2023. An Architecture for Resilient Federated Learning through Parallel Recognition. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT 22). Association for Computing Machinery, New York, NY, USA, 546–547.
Download Paper

talks

teaching

[186018] Digital System Design

Undergraduate course, Seoultech, Department of Electronic Engineering, 2021

Term: Spring 2021
This course focuses on system design using computers, covering methods for addressing design requirements such as modeling and simulation. It emphasizes the use of computer-aided design (CAD) tools to solve these problems effectively.

[186021] Computer Architecture

Undergraduate course, Seoultech, Department of Electronic Engineering, 2021

Term: Fall 2021
This course builds upon the foundations of Digital Engineering and Introduction to Computer Programming, exploring the execution and operation of instructions within a computer, along with the associated logic and organization. The primary focus is on CPU architecture, covering:

[EE599] Complex Digital ASIC System Design

Graduate course, USC, Department of Electrical and Computer Engineering, 2024

Term: Fall 2024
This course offers students the opportunity to apply their expertise in architecture and VLSI design to develop hardware for an application of their choice and complete a full chip design cycle within a 15-week timeline. The course culminates in students taping out their own chip using Intel’s advanced 16nm technology.